Boston, Massachusetts
May 10-12, 2009
| LINKS | |
| Home | |
|
Organizing Committee | |
| Program Schedule [pdf] | |
| Keynote Talks | |
| Sunday Tutorial | |
| Program Committee | |
| Visa Info | |
| Conference Registration | |
| Hotel Reservation Information | |
| Call for Papers [pdf] | |
| Paper Submission | |
| Past Conferences | |
| Contact Us | |
|
| |
|
Sister Conference
IEEE Computer Society | |
 
| |
 
|
| VLSI Design Track | VLSI Circuits Track | Computer-Aided Design (CAD) Track |
|
E. Brunvand (University of Utah) D. Garrett (Broadcom) |
B. Kaminska (Simon Frazier) L. Wang (University of Connecticut) |
C-K Koh (Purdue University) M. Poncino (Politecnico di Torino) |
| Low Power and Power-Aware Design Track | Testing, Reliability, Fault-Tolerance Track | Emerging Technologies Track |
|
Y.B. Kim (Northeastern University) B. Wong (Chartered Semiconductors) |
C. Metra (University of Bologna) R. Aiken (ARM) |
M. Stan (University of Virginia) K. Walus (University of British Columbia) |
| Post-CMOS VLSI Track | ||
|
I. Markov (University of Michigan) |
Technical Program Committee
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|