

GLSVLSI 2016 Schedule

	Wednesday, May 18		Thursday, May 19		Friday, May 20	
8:00 – 8:30	Speakers' Breakfast (Room 906)		Speakers' Breakfast (Room 906)		Speakers' Breakfast (Room 906)	
8:30 – 9:00	Opening session (Room 206)					
9:00 – 10:00	Keynote 1: (Room 206) <i>Marc Witteman, Riscure</i>		Keynote 2: (Room 206) <i>Prof. Yusuf Leblebici, EPFL</i>		Keynote 4: (Room 206) <i>Prof. Ingrid Verbauwhede, KU Leuven</i>	
10:00 – 10:30	Coffee break		Coffee break		Coffee break	
10:30 – 12:00	Session 1 (Room 210) VLSI circuits 1 39* , 67 , 221, 173	Session 2 (Room 211) VLSI and Test 117, 186 , 189, 85	Session 6 (Room 210) Test 2 166, 113 , 47, 103	Special Session 2 (Room 211) Creating Circuits with Living Systems Using Synthetic Biology	Session 10 (Room 210) VLSI Design 2 25, 128 , 32, 137	Special Session 4 (Room 211) Emerging Frontiers in Hardware Security
12:00 – 12:30	Lunch (Room 906)		Lunch &		Poster Session 2 & Lunch (Room 906)	
12:30 – 1:00			Keynote 3: (Room 906) <i>Prof. Kevin Fu, University of Michigan</i>		<i>Low power</i> : 21, 9, 100, 38 <i>Test</i> : 254, 58, 96, 248 <i>Emerging</i> : 82, 12, 206	
1:00 – 1:15	Session 3 (Room 210) VLSI Design 1	Session 4 (Room 211) CAD 1			Session 11 (Room 210) Emerging 2	
1:15 – 1:30	182, 197* , 60, 116	70* , 11 , 127, 35			Session 12 (Room 211) Low power 2	
1:30 – 2:30			Session 7 (Room 210) VLSI Circuits 2	Session 8 (Room 211) Emerging 1	Session 11 (Room 210) Emerging 2 14, 126 , 115, 185	
2:30 – 2:45	Poster Session 1 & Coffee Break		158 , 43, 77, 223, 74	139* , 98, 102, 246	Session 12 (Room 211) Low power 2 92, 95 , 157, 183	
2:45 – 3:00	(Atrium Outside Room 206)				Closing Remarks	
3:00 – 3:30	<i>VLSI-D</i> : 89, 170, 27, 239 <i>VLSI Cir</i> : 168, 222, 255 <i>CAD</i> : 202, 228, 229		Coffee Break			
3:30 – 5:00	Session 5 (Room 210) Low power 1 51, 97 , 23, 64	Special Session 1 (Room 211) IoT Security: Issues, Innovations and Interplays	Session 9 (Room 210) CAD 2 62 , 249, 121, 133, 196	Special Session 3 (Room 211) Emerging Technology Devices and Security	*All rooms are located in ECE Department/Photonics Center at 8 St. Mary's Street.	
5:00 – 5:30	Steering Committee Meeting (Room 339)					
5:30 – 6:00			5:15 – Social Activity			
	6:15 - Welcome Reception					
			6:45 – Conference Banquet			

* Papers marked with stars are **best paper candidates**.

Numbers above represent the paper IDs. **Bolded** numbers demonstrate long presentations. **SP** demonstrates a special session paper.

Wednesday, May 18

8:00 – 8:30	Speakers' Breakfast (<i>Room 906</i>)	
8:30 – 9:00	Opening Session (<i>Room 206</i>)	
9:00 - 10:00	Keynote 1: Why Is It So Hard to Make Secure Chips? (<i>Room 206</i>) <i>Marc Witteman, Chief Executive Officer, Riscure, The Netherlands</i> (Chair: Ayse Coskun, Boston University)	
10:00 – 10:30	Coffee break	
10:30 - 12:00	<p>Session 1 VLSI circuits 1 (<i>Room 210</i>) Chairs: Zain Navabi (Worcester Polytechnic Institute) Swaroop Ghosh (University of South Florida)</p> <p>39* (L) Chaohui Du, Guoqiang Bai and Xingjun Wu. High-Speed Polynomial Multiplier Architecture for Ring-LWE Based Public Key Cryptosystems</p> <p>67 (L) Kyle Juretus and Ioannis Savidis. Reduced Overhead Gate Level Logic Encryption</p> <p>221 (S) Salin Junsangsri, Jie Han and Fabrizio Lombardi. A Design of a Non-Volatile PMC-Based (Programmable Metallization Cell) Register File</p> <p>173 (S) Xiaolin Xu and Daniel Holcomb. A Clockless Sequential PUF with Autonomous Majority Voting</p>	<p>Session 2 VLSI and Test (<i>Room 211</i>) Chair: Weikang Qian (Shanghai Jiaotong University)</p> <p>117 (L) Bo Yuan, Yanzhi Wang and Zhongfeng Wang. Area-Efficient Error-Resilient Discrete Fourier Transformation Design using Stochastic Computing</p> <p>186 (L) Pei Luo, Cheng Li and Yunsi Fei. Concurrent Error Detection for Reliable SHA-3 Design</p> <p>189 (S) Travis Boraten, Dominic DiTomaso and Avinash Kodi. Secure Model Checkers for Network-on-Chip (NoC) Architectures</p> <p>85 (S) Sita Kondamadugula and Srinath R Naidu. Parameter-importance based Monte-Carlo Technique for Variation-aware Analog Yield Optimization</p>
12:00 - 1:00	Lunch (<i>Room 906</i>)	
1:00 – 2:30	<p>Session 3 VLSI Design 1 (<i>Room 210</i>) Chair: Himanshu Thapliyal (University of Kentucky) Houman Homayoun (George Mason University)</p> <p>182 (L) Amey Kulkarni, Tahmid Abtahi, Emily Smith and Tinoosh Mohsenin. Low Energy Sketching Engines on Many-Core Platform for Big Data Acceleration</p> <p>197* (L) Adam Page, Nasrin Attaran, Colin Shea, Houman Homayoun and Tinoosh Mohsenin. Low-Power ManyCore Accelerator for Personalized Biomedical Applications</p> <p>60 (S) Jaya Dofe, Qiaoyan Yu, Hailang Wang, and Emre Salman. Hardware Security Threats and Potential Countermeasures in Emerging 3D ICs</p> <p>116 (S) Qin Xiong, Zhonghai Lu, Fei Wu and Changsheng Xie. Real-Time Analysis for Wormhole NoC: Revisited and Revised</p>	<p>Session 4 CAD 1 (<i>Room 211</i>) Chair: Tosiron Adegbija (University of Arizona) Marisa López-Vallejo (Universidad Politécnica de Madrid)</p> <p>70* (L) Yu-Hsiang Hung, Sheng-Hsin Fang, Hung-Ming Chen, Shen-Min Chen, Chang-Tzu Lin and Chia-Hsin Lee. A New Methodology for Noise Sensor Placement Based on Association Rule Mining</p> <p>11 (L) Xiaotao Jia, Yici Cai, Qiang Zhou and Bei Yu. MCFRoute 2.0: A Redundant Via Insertion Enhanced Concurrent Detailed Router</p> <p>127 (S) Fubing Mao, Wei Zhang, Bo Feng, Bingsheng He and Yuchun Ma. Modular Placement for Interposer based Multi-FPGA Systems</p> <p>35 (S) Zhezhaoh Xu, Wenjian Yu, Chao Zhang, Bolong Zhang, Meijuan Lu and Michael Mascagni. A Parallel Random Walk Solver for the Capacitance Calculation Problem in Touchscreen Design</p>

2:30 – 3:30	<p>Poster session 1 & Coffee Break (<i>Atrium Outside Room 206</i>) Chair: Tali Moreshet (Boston University)</p> <p><i>VLSI Design:</i> 89 - Chen Yang, Yan Li, Wei Zhong and Song Chen. Real-Time Hardware Stereo Matching Using Guided Image Filter 170 - Yin Liu and Keshab K. Parhi. Computing Complex Functions using Factorization in Unipolar Stochastic Logic 27 - Mohsen Imani, Shruti Patil and Tajana Rosing. DCC: Double Capacity Cache for Narrow-Width Data Values 239 - Nidhi Batra, Pawan Sehgal, Shashwat Kaushik, Mohammad S. Hashmi, Sudesh Bhalla and Anuj Grover. Static Noise Margin based Yield Modelling of 6T SRAM for Area and Minimum Operating Voltage Improvement using Recovery Techniques</p> <p><i>VLSI Circuits:</i> 168 - Aditya Dalakoti, Carrie Segal, Merritt Miller and Forrest Brewer. Asynchronous High Speed Serial Links Analysis using Integrated Charge for Event Detection 222 - Wei Wei, Kazuteru Namba and Fabrizio Lombardi. Design and Comparative Evaluation of a Hybrid Cache Memory at Architectural Level 255 - Daniel Prashanth and Hae-Seung Lee. A Sampling Clock Skew Correction Technique for Time-Interleaved SAR ADCs</p> <p><i>CAD:</i> 202 - Xueyan Wang, Xiaotao Jia, Qiang Zhou, Yici Cai, Jianlei Yang, Mingze Gao and Gang Qu. Secure and Low-Overhead Circuit Obfuscation Technique with Multiplexers 228 - Md Farhadur Reza, Dan Zhao and Hongyi Wu. Task-Resource Co-allocation For Hotspot Minimization in Many-core NoCs 229 - Hamed Tabkhi, Majid Sabbagh and Gunar Schirner. Guiding Power/Quality Exploration for Communication-Intense Stream Processing</p>	
3:30 – 5:00	<p>Session 5 Low power 1 (<i>Room 210</i>) Chair: Ioannis Savidis (Drexel University)</p> <p>51(L) Valerio Tenace, Andrea Calimera, Enrico Macii and Massimo Poncino. Graphene-PLA (GPLA): a Compact and Ultra-Low Power Logic Array Architecture</p> <p>97 (L) Govinda Sannena and Bishnu Prasad Das. A Metastability Immune Timing Error Masking Flip-Flop for Dynamic Variation Tolerance</p> <p>23 (S) Tosiron Adegbija. Exploring Configurable Non-Volatile Memory-based Caches for Energy-Efficient Embedded Systems</p> <p>64 (S) Jaeyoung Park and Michael Orshansky. Multiple Attempt Write Strategy for Low Energy STT-RAM</p>	<p>Special Session 1 (<i>Room 211</i>) IoT Security: Issues, Innovations and Interplays Chair: Swarup Bhunia (University of Florida)</p> <p><i>Speakers: Gang Qu (University of Maryland), Saverio Fazzari (Booz Allen Hamilton), Garrett Rose (University of Tennessee), Jia Di (University of Arkansas)</i></p> <p>(SP1) Md Tanvir Arafin and Gang Qu. Secret Sharing and Multi-user Authentication: From Visual Cryptography to RRAM Circuits (SP2) Douglas Palmer, Saverio Fazzari and Scott Wartenberg. Defense Systems and IoT: Security Issues in an Era of Distributed Command and Control (SP3) Garrett S. Rose. Security Meets Nanoelectronics for Internet of Things Applications (SP4) Thao Le, Jia Di, Mark Tehranipoor, Domenic Forte and Lei Wang. Tracking Data Flow at Gate-Level through Structural Checking</p>
5:00 – 6:00	Steering Committee Meeting (<i>Room 339</i>)	
6:15 – 7:45	<p>Welcome Reception at the Boston University Castle 225 Bay State Road, Boston</p>	
Thursday, May 19		

8:00 – 9:00	Speakers' Breakfast (<i>Room 906</i>)	
9:00 – 10:00	Keynote 2: Design and Implementation of Real-Time Multi-sensor Vision Systems (<i>Room 206</i>) <i>Prof. Yusuf Leblebici, EPFL, Switzerland</i> (Chair: Jie Han, University of Alberta)	
10:00 – 10:30	Coffee Break	
10:30 – 12:00	<p>Session 6 Test 2 (<i>Room 210</i>) Chair: Qiaoyan Yu (University of New Hampshire)</p> <p>166 (L) Xijing Han, Marco Donato, Iris Bahar, Alexander Zaslavsky and William Patterson. Design of Error-Resilient Logic Gates with Reinforcement Using Implications</p> <p>113 (L) Sparsh Mittal and Jeffrey Vetter. Reducing Soft-error Vulnerability of Caches using Data Compression</p> <p>47 (S) Song Bian, Michihiro Shintani, Shumpei Morita, Hiromitsu Awano, Masayuki Hiromoto and Takashi Sato. Workload-Aware Worst Path Analysis of Processor-Scale NBTI Degradation</p> <p>103 (S) Ralph Nyberg, Johann Heyszl, Dietmar Heinz and Georg Sigl. Enhancing Fault Emulation of Transient Faults by Separating Combinational and Sequential Fault Propagation</p>	<p>Special Session 2 (<i>Room 211</i>) Creating Circuits with Living Systems Using Synthetic Biology Chair: Douglas Densmore (Boston University)</p> <p><i>Speakers:</i> <i>Jacob Beal (BBN)</i>, Engineering Complex Behaviors in Biological Organisms <i>Alec Nielsen (MIT)</i>, Genetic Circuit Design Automation <i>Jonathan Babb (MIT)</i>, Programmable Organoids for Drug Development</p>
12:00 – 1:30	Lunch & Keynote 3: Medical Device Security: The First 165 Years (<i>Room 906</i>) <i>Prof. Kevin Fu, University of Michigan Ann Arbor, USA</i> (Chair: Martin Margala, University of Massachusetts Lowell)	
1:30 – 3:00	<p>Session 7 VLSI Circuits 2 (<i>Room 210</i>) Chair: Hai Li (University of Pittsburgh)</p> <p>158 (L) Yongsuk Choi and Yong-Bin Kim. A Novel On-Chip Impedance Calibration Method for LPDDR4 Interface between DRAM and AP/SoC</p> <p>43 (S) Rui Zhou and Weikang Qian. A General Sign Bit Error Correction Scheme for Approximate Adders</p> <p>77 (S) Amr M. S. Tossou Abdelwahed, Mohab Anis and Lan Wei. RRAM Refresh Circuit: A Proposed Solution To Resolve The Soft-Error Failures For HfO₂/Hf 1T1R RRAM Memory Cell</p> <p>223 (S) Ravi Patel, Kan Xu, Eby G. Friedman and Praveen Raghavan. Exploratory Power Noise Models of Standard Cell 14, 10, and 7 nm FinFET ICs</p> <p>74 (S) Amr M. S. Tossou Abdelwahed, Adam Neale, Mohab Anis and Lan Wei. 8T1R: A Novel Low-power High-speed RRAM-based Non-volatile SRAM Design</p>	<p>Session 8 Emerging 1 (<i>Room 211</i>) Chair: Bo Yuan (City University of New York)</p> <p>139* (L) Naman Saraf and Kia Bazargan. Polynomial Arithmetic Using Sequential Stochastic Logic</p> <p>98 (S) Yu Bai, Bo Hu, Weidong Kuang and Mingjie Lin. Ultra-Robust Null Convention Logic Circuit with Emerging Domain Wall Devices</p> <p>102 (S) Ioannis A. Papistas and Vasilis F. Pavlidis. Inter-Tier Crosstalk Noise On Power Delivery Networks for 3-D ICs with Inductively-Coupled Interconnects</p> <p>246 (S) Subrata Das, Soma Das, Adrija Majumder, Parthasarathi Dasgupta and Debesh Kumar Das. Delay Estimates for Graphene Nanoribbons: A Novel Measure of Fidelity and Experiments with Global Routing Trees</p>
3:00 – 3:30	Coffee Break	

3:30 – 5:00	<p>Session 9 CAD 2 (<i>Room 210</i>) Chair: Miroslav Velev (Aries Design Automation) 62 (L) Pietro Mercati, Francesco Paterna, Andrea Bartolini, Mohsen Imani, Luca Benini and Tajana Simunic Rosing. VarDroid: Online Variability Emulation in Android/Linux Platforms 249 (S) Ning Liu, Caiwen Ding, Yanzhi Wang and Jingtong Hu. Neural Network-based Prediction Algorithms for In-Door Multi-Source Energy Harvesting System for Non-Volatile Processors 121 (S) Sara Vinco, Yukai Chen, Enrico Macii and Massimo Poncino. A Unified Model of Power Sources for the Simulation of Electrical Energy Systems 133 (S) Munish Jassi, Uzair Sharif, Daniel Müller-Gritschneider and Ulf Schlichtmann. Hardware-Accelerated Software Library Drivers Generation for IP-Centric SoC Designs 196 (S) Vincent Mirian and Paul Chow. Extracting Designs of Secure IPs using FPGA CAD Tools</p>	<p>Special Session 3 (<i>Room 211</i>) Emerging Technology Devices and Security Chair: JV Rajendran (UT Dallas)</p> <p>(SP5) Robert Karam, Rui Liu, Pai-Yu Chen, Shimeng Yu, Swarup Bhunia. Security Primitive Design with Nanoscale Devices: A Case Study with Resistive RAM (SP6) Yu Bi, X. Sharon Hu, Yier Jin, Michael Niemier, Kaveh Shamsi, Xunzhao Yin. Enhancing Hardware Security with Emerging Transistor Technologies (SP7) Chaofei Yang, Beiye Liu, Yandan Wang, Yiran Chen, Hai Li, Xian Zhang, Guangyu Sun. The Applications of NVM Technology in Hardware Security (SP8) Iliia A. Bautista Adames, Jayita Das, Sanjukta Bhanja. Survey of Emerging Technology Based Physical Unclonable Functions</p>
5:15 – 6:45	<p>Social Activity: Historic Boston Duck Tour <i>Meeting Location: Granby Street, between Bay State Rd. and Commonwealth Ave.</i> <i>(Tour buses will drop off at the banquet)</i></p>	
6:45 – 9:00	<p>Light Reception followed by Conference Banquet at the Boston University Trustees Ballroom <i>1 Silber Way, Boston, 9th floor</i> <i>(*Best paper award will be announced during dinner)</i></p>	

Friday, May 20

8:00 – 9:00	Speakers' Breakfast (<i>Room 906</i>)	
9:00 – 10:00	Keynote 4: VLSI Design Methods for Low Power Embedded Encryption (<i>Room 206</i>) <i>Prof. Ingrid Verbauwhede, KU Leuven, Belgium</i> (Chair: Laleh Behjat, University of Calgary)	
10:00 – 10:30	Coffee break	
10:30 – 12:00	<p>Session 10 VLSI Design 2 (<i>Room 210</i>) Chair: Brett Meyer (McGill University)</p> <p>25 (L) Yong Chen, Emil Matus and Gerhard Fettweis. Trellis-search based Dynamic Multi-Path Connection Allocation for TDM-NoCs</p> <p>128 (L) Morteza Soltani, Mohammad Ebrahimi and Zainalabedin Navabi. Prolonging Lifetime of Non-volatile Last Level Caches with Cluster Mapping</p> <p>32 (S) Anastasios Psarras, Junghee Lee, Pavlos Mattheakis, Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos. A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors</p> <p>137 (S) Marcelo Ruaro and Fernando Gehm Moraes. Dynamic Real-Time Scheduler for Large-Scale MPSoCs</p>	<p>Special Session 4 (<i>Room 211</i>) Emerging Frontiers in Hardware Security Chair: Ajay Joshi (Boston University) and Gang Qu (University of Maryland)</p> <p><i>Speakers: Yuan Xie (UCSB), Ruby Lee (Princeton), Yan Solihin (NSF), Yaw Obeng (NIST), Sukarno Mertoguno (ONR), Lisa Mcilrath (Raytheon BBN)</i></p> <p>(SP9) Peng Gu, Shuangchen Li, Dylan Stow, Russell Barnes, Liu Liu, Eren Kursun, Yuan Xie. Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges</p>
12:00 – 1:15	<p>Poster Session 2 & Lunch (<i>Room 906</i>) Chair: Hamed Tabkhi (Northeastern University)</p> <p><i>Low power:</i></p> <p>21 - Jiachen Song, Xi Li, Beilei Sun, Zhinan Cheng, Chao Wang and Xuehai Zhou. FCM: Towards Fine-Grained GPU Power Management for Closed Source Mobile Games</p> <p>9 - Mohamad Hammam Alsafrjalani and Ann Gordon-Ross. Quality of Service-Aware, Scalable Cache Tuning Algorithm in Consumer-based Embedded Devices</p> <p>100 - Saman Kiamehr, Mojtaba Ebrahimi and Mehdi B. Tahoori. Temperature-aware Dynamic Voltage Scaling for Near-Threshold Computing</p> <p>38 - Tuhin Subhra Chakraborty, Santanu Kundu, Deepak Agrawal, Sanjay Tanaji Shinde, Jacob Mathews and Rekha K. James. Leakage Power Minimization in Deep Sub-Micron Technology by Exploiting Positive Slacks of Dependent Paths</p> <p><i>Test:</i></p> <p>254 - Adam Watkins and Spyros Tragoudas. An Enhanced Analytical Electrical Masking Model for Multiple Event Transients</p> <p>58 - Dimitrios Stamoulis, Simone Corbetta, Dimitrios Rodopoulos, Pieter Weckx, Peter Debacker, Brett H. Meyer, Ben Kaczer, Praveen Raghavan, Dimitrios Soudris, Francky Catthoor and Zeljko Zilic. Capturing True Workload Dependency of BTI-induced Degradation in CPU Components</p> <p>96 - Vijeta Rathore, Vivek Chaturvedi and Thambipillai Srikanthan. Performance Constraint-Aware Task Mapping to Optimize Lifetime Reliability of Manycore Systems</p> <p>248 - Jordi Pérez-Puigdemont and Francesc Moll. ASIC Implementation of An All-digital Self-adaptive PVT-Aware Clock Generation System</p> <p><i>Emerging Technologies:</i></p> <p>82 - Deliang Fan. Ultra-Low Energy Reconfigurable Spintronic Threshold Logic Gate</p> <p>12 - Hang Zhang, Xuhao Chen, Nong Xiao, Fang Liu and Zhiguang Chen. Red-Shield: Shielding Read Disturbance for STT-RAM Based Register files on GPUs</p> <p>206 - Poorna Marthi, Sheikh Rufsana Reza, Nazir Hossain, Jean-Francois Millithaler, Martin Margala, Ignacio Iñiguez de la Torre, Javier Mateos, Tomas Gonzalez. Modeling and Study of Two-BDT-Nanostructure based Sequential Logic Circuits</p>	

1:15 – 2:45	<p>Session 11 Emerging 2 (<i>Room 210</i>) Chair: Jianwen Dai (Intel)</p> <p>14 (L) Qingda Hu, Guangyu Sun, Jiwu Shu and Chao Zhang. Exploring Main Memory Design Based on Racetrack Memory Technology</p> <p>126 (L) Ali Alsuwaiyan and Kartik Mohanram. An Offline Frequent Value Encoding for Energy-Efficient MLC/TLC Non-volatile Memories,</p> <p>115 (S) Rajendra Bishnoi, Fabian Oboril and Mehdi B. Tahoori. Low-Power Multi-Port Memory Architecture based on Spin Orbit Torque Magnetic Devices</p> <p>185 (S) Hassan Afzali-Kusha, Alireza Shafaei and Massoud Pedram. Optimizing the Operating Voltage of Tunnel FET-Based SRAM Arrays Equipped with Read/Write Assist Circuitry</p>	<p>Session 12 Low power 2 (<i>Room 211</i>) Chair: Kyung Ki Kim (Daegu University) Bishnu Prasad Das (Indian Institute of Technology)</p> <p>92 (L) Daniele Jahier Pagliari, Enrico Macii and Massimo Poncino. Approximate Differential Encoding for Energy-Efficient Serial Communication</p> <p>95 (L) Yukai Chen, Sara Vinco, Enrico Macii and Massimo Poncino. Fast Thermal Simulation using SystemC/AMS</p> <p>157 (S) Cosimo Aprile, Luca Baldassarre, Vipul Gupta, Juhwan Yoo, Mahsa Shoaran, Yusuf Leblebici and Volkan Cevher. Learning-Based Near-Optimal Area-Power Trade-offs in Hardware Design for Neural Signal Acquisition</p> <p>183 (S) Divya Pathak, Mohammad H. Hajkazemi, Mohammad K. Tavana, Houman Homayoun and Ioannis Savidis. Load Balanced On-Chip Power Delivery for Average Current Demand</p>
2:45 – 3:00	Closing Remarks (<i>Room 206</i>)	