



GLSVLSI 2003

Washington, DC

April 28-29, 2003

<http://www.glsvlsi.org/>

Sponsored by: ACM SIGDA

With the Technical Support of: IEEE CAS



IEEE



CAS

General Chair

Mircea Stan
University of Virginia
Dept. of ECE
P.O. Box 400743
Charlottesville, VA 22904
Tel: 434-924-3503
Fax: 434-924-8818
mircea@virginia.edu

Program Chairs

David Garrett
Bell Labs Research
Lucent Technologies
791 Holmdel-Keyport Road
Holmdel, NJ 07733
Tel: 732-888-7118
garrettd@lucent.com

Kazuo Nakajima
University of Maryland
Dept. of ECE
College Park, MD 20742
Tel: 301-405-3660
kazuo@eng.umd.edu

Steering Committee

Kaushik Roy
Purdue University
Naveed Sherwani
Intel Corporation

Vishwani Agrawal
Agere Systems

Kanad Ghose
SUNY Binghamton

Finance Chair

James Aylor
University of Virginia

Local Arrangements Chair

Gang Qu
University of Maryland

Publications Chair

Hai Zhou
Northwestern University

Publicity Chair

John Lach
University of Virginia

The 2003 Great Lakes Symposium on VLSI (GLSVLSI) will be held on April 28-29, 2003 at the Radisson Barcelo Hotel in downtown Washington D.C. Original, unpublished papers, describing research in the general area of VLSI are solicited. Both theoretical and experimental research results are welcome. Proceedings will be published by the ACM and will be included on the SIGDA compendium CD-ROM.

Topics of Interest

The theme of this year's symposium is "*VLSI in the Nanometer Era.*" Additional topics of interest include, but are not limited to:

- *VLSI Design*: design of ASICs, microprocessors and micro-architectures, embedded processors, analog/digital/mixed-signal systems, multi-chip modules, FPGAs.
- *VLSI Circuits*: analog/digital/mixed-signal circuits, RF and communication circuits, chaos/neural/fuzzy-logic circuits, high-speed/low-power circuits.
- *Computer-Aided Design (CAD)*: hardware/software co-design, logic and behavioral synthesis, logic mapping, simulation and formal verification, layout (partitioning, placement, routing, floorplanning, compaction, etc.), algorithms and complexity analysis.
- *Low Power Design*: circuits, micro-architectural techniques, CAD support, power estimation methodologies and tools.
- *Testing, Reliability, Fault-Tolerance*: digital/analog/mixed-signal testing, design for testability and reliability, online testing techniques, static and dynamic defect- and fault-recoverability.
- *Nanotechnology*: emerging technologies (resonant tunneling devices, single electron transistors, quantum devices, molecular electronics, etc.), circuit design using nanotechnology devices, modeling and simulation tools for nanoelectronic devices and circuits.

Paper submission deadline: January 17, 2003

Acceptance notification: February 14, 2003

Camera ready paper due: March 4, 2003

Paper Submission: Authors are invited to submit full-length (6 pages maximum), original, unpublished papers along with an abstract of at most 200 words. To enable blind review, the author list should be omitted from the main document. Previously published papers or papers submitted for publication to other conferences/journals will not be considered. Electronic submission in PDF format to the www.glsvlsi.org website is required. Author and contact information (name, street/ mailing address, telephone, fax, e-mail) must be entered during the submission process.

Paper Format: To allow reduced turn-around time for accepted papers, GLSVLSI 2003 submissions should be in camera-ready two-column format, following the ACM proceedings specifications located at <http://www.acm.org/sigs/pubs/proceed/template.html> and the classification system detailed at <http://www.acm.org/class/1998/>

Symposium Presentations: Papers will be accepted for long, short, or poster presentation at the symposium.

Best Paper Award: A "Best Paper Award" will be voted on by the technical program committee and will be awarded during the symposium.