GLSVLSI 2016
Boston, Massachusetts, U.S.A.
May 18 - 20 201
6

LINKS
Home
Organizing Committee
Program Committee
Program Schedule
Travel, Venue and Hotel Info
Conference Registration
Social Events
Call for Papers
Call for Special Sessions [pdf]
Paper Submission
Future Editions
Past Conferences
Contact Us
SPONSORS 

 
TECHNICAL CO-SPONSORS
archiv1


 

CORPORATE SPONSORS

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

 

Tentative Program Schedule for GLSVLSI 2016 (PDF)

 

Wednesday, May 18

Thursday, May 19

Friday, May 20

8:00 -- 8:30

Speakers' Breakfast

Speakers' Breakfast

Speakers' Breakfast

8:30 -- 9:00

Opening session

9:00 -- 10:00

Keynote 1:

Marc Witteman, Riscure

Keynote 2:

Prof. Yusuf Leblebici, EPFL

Keynote 4:

Prof. Ingrid Verbauwhede, KU Leuven

10:00 -- 10:30

Coffee break

Coffee break

Coffee break

10:30 -- 12:00

Session 1

VLSI circuits 1

39*, 67, 221, 173

Session 2

VLSI and Test

117, 186, 189, 85

Session 6

Test 2

166, 113, 47, 103

 

Special Session 2

Creating Circuits with Living Systems Using Synthetic Biology

Session 10

VLSI Design 2

25, 128, 32, 137

Special Session 4

Emerging Frontiers in Hardware Security

12:00 -- 12:30

Lunch

 

Lunch &

Keynote 3:

Prof. Kevin Fu, University of Michigan

Poster Session 2 & Lunch

Low power: 21, 9, 100, 38

Test: 254, 58, 96, 248

Emerging: 82, 12, 206

12:30 -- 1:00

1:00 -- 1:15

Session 3 

VLSI Design 1

182, 197*, 60, 116

Session 4

CAD 1

70*, 11, 127, 35

 

1:15 -- 1:30

Session 11

Emerging 2

14, 126, 115, 185

Session 12

Low power 2

92, 95, 157, 183

 

1:30 -- 2:30

Session 7

VLSI Circuits 2

158, 43, 77, 223, 74

Session 8

Emerging 1

139*, 98, 102, 246

2:30 -- 2:45

Poster Session 1 & Coffee Break

VLSI-D: 89, 170, 27, 239

VLSI Cir: 168, 222, 255

CAD: 202, 228, 229

2:45 -- 3:00

Closing Remarks

3:00 -- 3:30

Coffee Break

 

3:30 -- 5:00

Session 5 

Low power 1

51, 97, 23, 64

Special Session 1

IoT Security: Issues, Innovations and Interplays

Session 9

CAD 2

62, 249, 121, 133, 196

Special Session 3

Emerging Technology Devices and Security

5:00 -- 5:30

Steering Committee Meeting

 

5:30 -- 6:00

5:15 -- Social Activity

 

6:15 - Welcome Reception

 

 

6:45 -- Conference Banquet

* Papers marked with stars are best paper candidates.

Numbers above represent the paper IDs. Bolded numbers demonstrate long presentations. SP demonstrates a special session paper.

 


KEYNOTES

Keynote 1:

Why Is It So Hard to Make Secure Chips?

 Marc Witteman

 Chief Executive Officer

Riscure

 

Chip security has long been the domain of smart cards. These microcontrollers are specifically designed to thwart many different attacks in order to deliver typical security functions as payment cards, electronic passports, and access cards.

With the advent of IoT everything is changing. Billions of devices will need security. We need access to our information sources and property. We expect our privacy to be respected and rely on the confidentiality of our sensitive information. We trust that our assets are well protected and cannot be manipulated by criminals. Can chip technology actually deliver on these demands?

In this presentation we start by looking at the security architecture of electronic devices and mechanisms to restrict access and protect information. Then we explain the threat landscape and explain different types of attacks. Next we zoom in to security properties of the chips, which are at the core of all electronic devices. Finally we show how attack resistance can be tested and how chip vendors can gain assurance about the security of their products.

Speaker's Bio:

Marc Witteman has a long track record in the security industry. He has been involved with a variety of security projects for over two decades and worked on applications in mobile communications, payment industry, identification, and pay television. Recent work includes secure programming and mobile payment security issues.

He has authored several articles on smart card and embedded device security issues. Further, he has extensive experience as a trainer, lecturing security topics for audiences ranging from novices to experts.

As a security analyst he developed several tools for testing software and hardware security. This includes Inspector, a platform for conducting side-channel analysis and JCworkBench, a logical test tool.

Marc Witteman has an MSc in Electrical Engineering from the Delft University of Technology in the Netherlands. From 1989 till 2001 he worked for several telecom operators, the ETSI standardization body and a security evaluation facility.

In 2001 he founded Riscure, a security lab based in the Netherlands. Riscure offers test tools and services to manufacturers and issuers of advanced security technology.

Between 2001 and 2009 he raised the company to a leading security test lab, and side channel test tool vendor. In 2010 Marc Witteman started Riscure Inc, the US branch of Riscure, based in San Francisco. At present he is the Chief Executive Officer of Riscure.


Keynote 2:

Design and Implementation of

Real-Time Multi-sensor Vision Systems

 Yusuf Leblebici

 Swiss Federal Institute of Technology, Lausanne (EPFL)

 Implementation of high performance multi-camera / multi-sensor imaging systems that are required to produce real-time video output pose a large number of unique challenges to conventional digital design based on general-purpose processors or GPUs. In potential application areas ranging from machine vision, automotive, and virtual reality, the need for real-time operation with very limited latency dictates customized architectures that are not readily implementable using conventional approaches. In this talk, we will discuss the algorithms that are utilized in such multi-sensor platforms, the specialized architectures that allow streaming video processing, and system-level integration issues. Problems such as light-field reconstruction, multi-band blending, pixel-level interpolation, and rectification are presented, with detailed circuit and system level examples.

 Speaker's Bio: 

Yusuf Leblebici received the B.Sc. and M.Sc. degrees in electrical engineering from Istanbul Technical University, Istanbul, Turkey, in 1984 and 1986, respectively, and the Ph.D. degree in electrical and computer engineering from the University of Illinois, Urbana-Champaign (UIUC), in 1990. Since 2002, he is a Chair Professor at the Swiss Federal Institute of Technology in Lausanne (EPFL), and director of Microelectronic Systems Laboratory. His research interests include design of high-speed CMOS digital and mixed-signal integrated circuits, computer-aided design of VLSI systems, intelligent sensor interfaces, modeling and simulation of semiconductor devices, and VLSI reliability analysis. He is the coauthor of six textbooks, as well as more than 300 articles published in various journals and conferences. He is a Fellow of IEEE since 2010, and he has been elected as Distinguished Lecturer of the IEEE Circuits and Systems Society for 2010-2011.

 


Keynote 3:

Medical Device Security: The First 165 Years

 Kevin Fu

 University of Michigan 

 

 Today, it would be difficult to find medical device technology that does not critically depend on computer software. Network connectivity and wireless communication has transformed the delivery of patient care. The technology often enables patients to lead more normal and healthy lives. However, medical devices that rely on software (e.g., drug infusion pumps, linear accelerators, pacemakers) also inherit the pesky cybersecurity risks endemic to computing. What's special about medical devices and cybersecurity? What's hype and what's real? What can history teach us? How are international standards bodies and regulatory cybersecurity requirements changing the global manufacture of medical devices? This talk will provide a glimpse into the risks, benefits, and regulatory issues for medical device cybersecurity and innovation of trustworthy medical device software.

 Speaker's Bio:

 Kevin Fu is credited for establishing the field of medical device security beginning with the 2008 IEEE paper on defibrillator security.  Kevin is Chief Scientist of Virta Labs, Inc. and Associate Professor in EECS at the University of Michigan where he directs the Archimedes Center for Medical Device Security and the Security and Privacy Research Group (SPQR). 

Kevin has testified in the House and Senate on matters of information security and has written commissioned work on trustworthy medical device software for the Institute of Medicine of the National Academies.  He is member of NIST Information Security and Privacy Advisory Board, the CRA Computing Community Consortium Council, and the ACM Committee on Computers and Public Policy.  He was named MIT Technology Review TR35 Innovator of the Year.  Kevin served as program chair of USENIX Security during a period of unprecedented growth.  He co-chairs the AAMI Working Group on Medical Device Security.  He served as a visiting scientist at the Food & Drug Administration, the Beth Israel Deaconess Medical Center of Harvard Medical School, Microsoft Research, and MIT CSAIL. Fu received his B.S., M.Eng., and Ph.D. from MIT. He earned a certificate of artisanal bread making from the French Culinary Institute.

 


 

Keynote 4:

VLSI Design Methods for Low Power Embedded Encryption

 Ingrid Verbauwhede 

COSIC, KU Leuven and UCLA

www.esat.kuleuven.be/cosic
 

 Intelligent things, medical devices, vehicles and factories, all part of cyberphysical systems, will only be secure if we can build devices that can perform the mathematically demanding cryptographic operations in an efficient way. Unfortunately, many of devices operate under extremely limited power, energy and area constraints. Yet we expect that they can execute, often in real-time, the symmetric key, public key and/or hash functions needed for the application. At the same time, we request that the implementations are also secure against a wide range of physical attacks.

This presentation will focus on the design methods to realize cryptographic operations on resource constrained devices. To reach the extremely low power, low energy and area budgets, we need to consider in an integrated way the protocols, the algorithms, the architectures and the circuit aspects of the application. These concepts will be illustrated with the design of several cryptographic co-processors suitable for implementation in embedded context.

Speaker's Bio:

 Dr. Ingrid Verbauwhede is a Professor in the research group COSIC of the Electrical Engineering Department of the KU Leuven in Belgium. At COSIC, she leads the embedded systems and hardware group. She is also adjunct professor at the EE department at UCLA, Los Angeles, CA. She joined COSIC in 2003 and UCLA in 1998. Before joining UCLA she worked at UC Berkeley as a post-doctoral researcher and visiting lecturer, and later at TCSI and Atmel Lab in Berkeley, CA. She is a Member of IACR and a fellow of IEEE. She was elected as member of the Royal Flemish Academy of Belgium for Science and the Arts in 2011.

She is a pioneer in the field of efficient and secure implementations of cryptographic algorithms in embedded context on ASIC, FPGA and embedded SW. It has been the main focus of her PhD and of her research at UCLA and KU Leuven. At COSIC she also supervises the hardware electronics lab to perform side-channel and fault-attacks.

 She is the author and co-author of more than 300 publications at conferences, journals, book chapters and books. She graduated 27 PhD students between 2004 and 2015, which have positions in academia and in industry, all over the world.

 Dr. Verbauwhede has been the general chair in 2012 and the program chair in 2007 of the IACR CHES (Cryptographic Hardware and Embedded Systems) workshop, which is the flagship venue for secure hardware design. She has been member of the program committee of a large number of conferences, including DAC, DATE, ISSCC, Usenix, SIPS, ISCAS, ISLPED, and more.

 Prof. Verbauwhede has participated in several EU funded hardware and embedded systems security projects. Currently her research group participates in the H2020 projects HECTOR and ECRYPT-CSA. Her list of publications and patents is available at www.esat.kuleuven.be/cosic.


TECHNICAL PROGRAM

Wednesday, May 18

8:00 -- 8:30

Speakers' Breakfast

8:30 -- 9:00

Opening Session

9:00 - 10:00

Keynote 1:  Why Is It So Hard to Make Secure Chips?

Marc Witteman, Chief Executive Officer, Riscure, The Netherlands (Chair: Ayse Coskun, Boston University)

10:00 -- 10:30

Coffee break

 

 

 

 

 

10:30 - 12:00

Session 1 VLSI circuits 1

Chairs: Zain Navabi (Worcester Polytechnic Institute)

            Swaroop Ghosh (University of South Florida)

39* (L) Chaohui Du, Guoqiang Bai and Xingjun Wu. High-Speed Polynomial Multiplier Architecture for Ring-LWE Based Public Key Cryptosystems  

67 (L) Kyle Juretus and Ioannis Savidis. Reduced Overhead Gate Level Logic Encryption

221 (S) Salin Junsangsri, Jie Han and Fabrizio Lombardi. A Design of a Non-Volatile PMC-Based (Programmable Metallization Cell) Register File

173 (S) Xiaolin Xu and Daniel Holcomb. A Clockless Sequential PUF with Autonomous Majority Voting

Session 2 VLSI and Test

Chair: Weikang Qian (Shanghai Jiaotong University)

117 (L) Bo Yuan, Yanzhi Wang and Zhongfeng Wang. Area-Efficient Error-Resilient Discrete Fourier Transformation Design using Stochastic Computing

186 (L) Pei Luo, Cheng Li and Yunsi Fei. Concurrent Error Detection for Reliable SHA-3 Design

189 (S) Travis Boraten, Dominic DiTomaso and Avinash Kodi.  Secure Model Checkers for Network-on-Chip (NoC) Architectures

85 (S) Sita Kondamadugula and Srinath R Naidu. Parameter-importance based Monte-Carlo Technique for Variation-aware Analog Yield Optimization

 

12:00 - 1:00

Lunch

 

 

1:00  -- 2:30

Session 3 VLSI Design 1

Chair: Himanshu Thapliyal (University of Kentucky)

           Houman Homayoun (George Mason University)

182 (L) Amey Kulkarni, Tahmid Abtahi, Emily Smith and Tinoosh Mohsenin. Low Energy Sketching Engines on Many-Core Platform for Big Data Acceleration

 197* (L) Adam Page, Nasrin Attaran, Colin Shea, Houman Homayoun and Tinoosh Mohsenin. Low-Power ManyCore Accelerator for Personalized Biomedical Applications

60 (S) Jaya Dofe, Qiaoyan Yu, Hailang Wang, and Emre Salman.  Hardware Security Threats and Potential Countermeasures in Emerging 3D ICs

116 (S) Qin Xiong, Zhonghai Lu, Fei Wu and Changsheng Xie. Real-Time Analysis for Wormhole NoC: Revisited and Revised

Session 4 CAD 1

Chair: Tosiron Adegbija (University of Arizona)

           Marisa Lopez-Vallejo

           (Universidad Politecnica de Madrid)

70* (L) Yu-Hsiang Hung, Sheng-Hsin Fang, Hung-Ming Chen, Shen-Min Chen, Chang-Tzu Lin and Chia-Hsin Lee. A New Methodology for Noise Sensor Placement Based on Association Rule Mining

11 (L) Xiaotao Jia, Yici Cai, Qiang Zhou and Bei Yu. MCFRoute 2.0: A Redundant Via Insertion Enhanced Concurrent Detailed Router

127 (S) Fubing Mao, Wei Zhang, Bo Feng, Bingsheng He and Yuchun Ma. Modular Placement for Interposer based Multi-FPGA Systems

35 (S) Zhezhao Xu, Wenjian Yu, Chao Zhang, Bolong Zhang, Meijuan Lu and Michael Mascagni. A Parallel Random Walk Solver for the Capacitance Calculation Problem in Touchscreen Design

2:30 -- 3:30

Poster session 1 & Coffee Break

Chair: Tali Moreshet (Boston University)

 

VLSI Design:

89 - Chen Yang, Yan Li, Wei Zhong and Song Chen. Real-Time Hardware Stereo Matching Using Guided Image Filter

170 - Yin Liu and Keshab K. Parhi. Computing Complex Functions using Factorization in Unipolar Stochastic Logic

27 - Mohsen Imani, Shruti Patil and Tajana Rosing. DCC: Double Capacity Cache for Narrow-Width Data Values

239 - Nidhi Batra, Pawan Sehgal, Shashwat Kaushik, Mohammad S. Hashmi, Sudesh Bhalla and Anuj Grover. Static Noise Margin based Yield Modelling of 6T SRAM for Area and Minimum Operating Voltage Improvement using Recovery Techniques

 

VLSI Circuits:

168 - Aditya Dalakoti, Carrie Segal, Merritt Miller and Forrest Brewer. Asynchronous High Speed Serial Links Analysis using Integrated Charge for Event Detection

222 - Wei Wei, Kazuteru Namba and Fabrizio Lombardi. Design and Comparative Evaluation of a Hybrid Cache Memory at Architectural Level

255 - Daniel Prashanth and Hae-Seung Lee. A Sampling Clock Skew Correction Technique for Time-Interleaved SAR ADCs

 

CAD:

202 - Xueyan Wang, Xiaotao Jia, Qiang Zhou, Yici Cai, Jianlei Yang, Mingze Gao and Gang Qu. Secure and Low-Overhead Circuit Obfuscation Technique with Multiplexers

228 - Md Farhadur Reza, Dan Zhao and Hongyi Wu. Task-Resource Co-allocation For Hotspot Minimization in Many-core NoCs

229 - Hamed Tabkhi, Majid Sabbagh and Gunar Schirner. Guiding Power/Quality Exploration for Communication-Intense Stream Processing

3:30 --5:00

Session 5 Low power 1

Chair: Ioannis Savidis (Drexel University)

51(L) Valerio Tenace, Andrea Calimera, Enrico Macii and Massimo Poncino. Graphene-PLA (GPLA): a Compact and Ultra-Low Power Logic Array Architecture

97 (L) Govinda Sannena and Bishnu Prasad Das. A Metastability Immune Timing Error Masking Flip-Flop for Dynamic Variation Tolerance

23 (S) Tosiron Adegbija. Exploring Configurable Non-Volatile Memory-based Caches for Energy-Efficient Embedded Systems

64 (S) Jaeyoung Park and Michael Orshansky. Multiple Attempt Write Strategy for Low Energy STT-RAM

Special Session 1

IoT Security: Issues, Innovations and Interplays

Chair: Swarup Bhunia (University of Florida)

Speakers: Gang Qu (University of Maryland), Saverio Fazzari (Booz Allen Hamilton), Garrett Rose (University of Tennessee), Jia Di (University of Arkansas)

(SP1) Md Tanvir Arafin and Gang Qu. Secret Sharing and Multi-user Authentication: From Visual Cryptography to RRAM Circuits

(SP2) Douglas Palmer, Saverio Fazzari and Scott Wartenberg. Defense Systems and IoT: Security Issues in an Era of Distributed Command and Control

(SP3) Garrett S. Rose. Security Meets Nanoelectronics for Internet of Things Applications

(SP4) Thao Le, Jia Di, Mark Tehranipoor, Domenic Forte and Lei Wang. Tracking Data Flow at Gate-Level through Structural Checking

5:00 -- 6:00

Steering Committee Meeting

6:15 -- 7:45

Welcome Reception at the Boston University Castle 

225 Bay State Road, Boston

Thursday, May 19

8:00 -- 9:00

Speakers' Breakfast

9:00 -- 10:00

Keynote 2: Design and Implementation of Real-Time Multi-sensor Vision Systems

Prof. Yusuf Leblebici, EPFL, Switzerland (Chair: Jie Han, University of Alberta)

10:00 -- 10:30

Coffee Break

10:30 -- 12:00

Session 6 Test 2

Chair: Qiaoyan Yu (University of New Hampshire)

166 (L) Xijing Han, Marco Donato, Iris Bahar, Alexander Zaslavsky and William Patterson. Design of Error-Resilient Logic Gates with Reinforcement Using Implications

113 (L) Sparsh Mittal and Jeffrey Vetter. Reducing Soft-error Vulnerability of Caches using Data Compression

47 (S) Song Bian, Michihiro Shintani, Shumpei Morita, Hiromitsu Awano, Masayuki Hiromoto and Takashi Sato. Workload-Aware Worst Path Analysis of Processor-Scale NBTI Degradation

103 (S) Ralph Nyberg, Johann Heyszl, Dietmar Heinz and Georg Sigl. Enhancing Fault Emulation of Transient Faults by Separating Combinational and Sequential Fault Propagation

Special Session 2

Creating Circuits with Living Systems Using Synthetic Biology

Chair: Douglas Densmore (Boston University)

 

Speakers:  

Jacob Beal (BBN), Engineering Complex Behaviors in Biological Organisms

Alec Nielsen (MIT), Genetic Circuit Design Automation

Jonathan Babb (MIT), Programmable Organoids for Drug Development

12:00 -- 1:30

Lunch &

Keynote 3: Medical Device Security: The First 165 Years

Prof. Kevin Fu, University of Michigan Ann Arbor, USA (Chair: Martin Margala, University of Massachusetts Lowell)

1:30 -- 3:00

Session 7 VLSI Circuits 2

Chair: Hai Li (University of Pittsburgh)

158 (L) Yongsuk Choi and Yong-Bin Kim. A Novel On-Chip Impedance Calibration Method for LPDDR4 Interface between DRAM and AP/SoC

43 (S) Rui Zhou and Weikang Qian. A General Sign Bit Error Correction Scheme for Approximate Adders

77 (S) Amr M. S. Tosson Abdelwahed, Mohab Anis and Lan Wei. RRAM Refresh Circuit: A Proposed Solution To Resolve The Soft-Error Failures For HfO2/Hf 1T1R RRAM Memory Cell

223 (S) Ravi Patel, Kan Xu, Eby G. Friedman and Praveen Raghavan. Exploratory Power Noise Models of Standard Cell 14, 10, and 7 nm FinFET ICs

74 (S) Amr M. S. Tosson Abdelwahed, Adam Neale, Mohab Anis and Lan Wei. 8T1R: A Novel Low-power High-speed RRAM-based Non-volatile SRAM Design

Session 8 Emerging 1

Chair: Bo Yuan (City University of New York)

139* (L) Naman Saraf and Kia Bazargan. Polynomial Arithmetic Using Sequential Stochastic Logic

98 (S) Yu Bai, Bo Hu, Weidong Kuang and Mingjie Lin. Ultra-Robust Null Convention Logic Circuit with Emerging Domain Wall Devices

102 (S) Ioannis A. Papistas and Vasilis F. Pavlidis. Inter-Tier Crosstalk Noise On Power Delivery Networks for 3-D ICs with Inductively-Coupled Interconnects

246 (S) Subrata Das, Soma Das, Adrija Majumder, Parthasarathi Dasgupta and Debesh Kumar Das. Delay Estimates for Graphene Nanoribbons: A Novel Measure of Fidelity and Experiments with Global Routing Trees

3:00 -- 3:30

Coffee Break

3:30 -- 5:00

 

Session 9 CAD 2

Chair: Miroslav Velev (Aries Design Automation)

62 (L) Pietro Mercati, Francesco Paterna, Andrea Bartolini, Mohsen Imani, Luca Benini and Tajana Simunic Rosing. VarDroid: Online Variability Emulation in Android/Linux Platforms

249 (S) Ning Liu, Caiwen Ding, Yanzhi Wang and Jingtong Hu. Neural Network-based Prediction Algorithms for In-Door Multi-Source Energy Harvesting System for Non-Volatile Processors

121 (S) Sara Vinco, Yukai Chen, Enrico Macii and Massimo Poncino. A Unified Model of Power Sources for the Simulation of Electrical Energy Systems

133 (S) Munish Jassi, Uzair Sharif, Daniel Muller-Gritschneder and Ulf Schlichtmann. Hardware-Accelerated Software Library Drivers Generation for IP-Centric SoC Designs

196 (S) Vincent Mirian and Paul Chow. Extracting Designs of Secure IPs using FPGA CAD Tools

Special Session 3

Emerging Technology Devices and Security

Chair: JV Rajendran (UT Dallas)

 

(SP5) Robert Karam, Rui Liu, Pai-Yu Chen, Shimeng Yu, Swarup Bhunia. Security Primitive Design with Nanoscale Devices: A Case Study with Resistive RAM

(SP6) Yu Bi, X. Sharon Hu, Yier Jin, Michael Niemier, Kaveh Shamsi, Xunzhao Yin. Enhancing Hardware Security with Emerging Transistor Technologies

(SP7) Chaofei Yang, Beiye Liu, Yandan Wang, Yiran Chen, Hai Li, Xian Zhang, Guangyu Sun. The Applications of NVM Technology in Hardware Security

(SP8) Ilia A. Bautista Adames, Jayita Das, Sanjukta Bhanja. Survey of Emerging Technology Based Physical Unclonable Functions

 

5:15 -- 6:45

Social Activity: Historic Boston Duck Tour

Meeting Location: Granby Street, between Bay State Rd. and Commonwealth Ave.

(Tour buses will drop off at the banquet)

 

6:45 -- 9:00

Light Reception followed by Conference Banquet at the Boston University Trustees Ballroom

1 Silber Way, Boston, 9th floor

(*Best paper award will be announced during dinner)

       

 

Friday, May 20

8:00 -- 9:00

Speakers' Breakfast

9:00 -- 10:00

Keynote 4: VLSI Design Methods for Low Power Embedded Encryption

Prof. Ingrid Verbauwhede, KU Leuven, Belgium (Chair: Laleh Behjat, University of Calgary)

10:00 -- 10:30

Coffee break

10:30 -- 12:00

Session 10 VLSI Design 2

Chair: Brett Meyer (McGill University)

25 (L) Yong Chen, Emil Matus and Gerhard Fettweis. Trellis-search based Dynamic Multi-Path Connection Allocation for TDM-NoCs

128 (L) Morteza Soltani, Mohammad Ebrahimi and Zainalabedin Navabi. Prolonging Lifetime of Non-volatile Last Level Caches with Cluster Mapping

32 (S) Anastasios Psarras, Junghee Lee, Pavlos Mattheakis, Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos. A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors

137 (S) Marcelo Ruaro and Fernando Gehm Moraes. Dynamic Real-Time Scheduler for Large-Scale MPSoCs

Special Session 4

Emerging Frontiers in Hardware Security

Chair: Ajay Joshi (Boston University) and Gang Qu (University of Maryland)

 

Speakers: Yuan Xie (UCSB), Ruby Lee (Princeton), Yan Solihin (NSF), Yaw Obeng (NIST), Sukarno Mertoguno (ONR), Lisa Mcilrath (Raytheon BBN)

(SP9) Peng Gu, Shuangchen Li, Dylan Stow, Russell Barnes, Liu Liu, Eren Kursun, Yuan Xie. Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges

12:00 -- 1:15

Poster Session 2 & Lunch

Chair: Hamed Tabkhi (Northeastern University)

Low power:

21 - Jiachen Song, Xi Li, Beilei Sun, Zhinan Cheng, Chao Wang and Xuehai Zhou. FCM: Towards Fine-Grained GPU Power Management for Closed Source Mobile Games

9 - Mohamad Hammam Alsafrjalani and Ann Gordon-Ross. Quality of Service-Aware, Scalable Cache Tuning Algorithm in Consumer-based Embedded Devices

100 - Saman Kiamehr, Mojtaba Ebrahimi and Mehdi B. Tahoori. Temperature-aware Dynamic Voltage Scaling for Near-Threshold Computing

38 - Tuhin Subhra Chakraborty, Santanu Kundu, Deepak Agrawal, Sanjay Tanaji Shinde, Jacob Mathews and Rekha K. James. Leakage Power Minimization in Deep Sub-Micron Technology by Exploiting Positive Slacks of Dependent Paths

Test:

254 - Adam Watkins and Spyros Tragoudas. An Enhanced Analytical Electrical Masking Model for Multiple Event Transients

58 - Dimitrios Stamoulis, Simone Corbetta, Dimitrios Rodopoulos, Pieter Weckx, Peter Debacker, Brett H. Meyer, Ben Kaczer, Praveen Raghavan, Dimitrios Soudris, Francky Catthoor and Zeljko Zilic. Capturing True Workload Dependency of BTI-induced Degradation in CPU Components

96 - Vijeta Rathore, Vivek Chaturvedi and Thambipillai Srikanthan. Performance Constraint-Aware Task Mapping to Optimize Lifetime Reliability of Manycore Systems

248 - Jordi Perez-Puigdemont and Francesc Moll. ASIC Implementation of An All-digital Self-adaptive PVTA Variation-aware Clock Generation System

Emerging Technologies:

82 - Deliang Fan. Ultra-Low Energy Reconfigurable Spintronic Threshold Logic Gate

12 - Hang Zhang, Xuhao Chen, Nong Xiao, Fang Liu and Zhiguang Chen. Red-Shield: Shielding Read Disturbance for STT-RAM Based Register files on GPUs

206 - Poorna Marthi, Sheikh Rufsan Reza, Nazir Hossain, Jean-Francois Millithaler, Martin Margala, Ignacio Iniguez de la Torre, Javier Mateos, Tomas Gonzalez. Modeling and Study of Two-BDT-Nanostructure based Sequential Logic Circuits

1:15 -- 2:45

 

Session 11 Emerging 2

Chair: Jianwen Dai (Intel)

14 (L) Qingda Hu, Guangyu Sun, Jiwu Shu and Chao Zhang. Exploring Main Memory Design Based on Racetrack Memory Technology

126 (L) Ali Alsuwaiyan and Kartik Mohanram. An Offline Frequent Value Encoding for Energy-Efficient MLC/TLC Non-volatile Memories,

115 (S) Rajendra Bishnoi, Fabian Oboril and Mehdi B. Tahoori. Low-Power Multi-Port Memory Architecture based on Spin Orbit Torque Magnetic Devices

185 (S) Hassan Afzali-Kusha, Alireza Shafaei and Massoud Pedram. Optimizing the Operating Voltage of Tunnel FET-Based SRAM Arrays Equipped with Read/Write Assist Circuitry

Session 12 Low power 2

Chair: Kyung Ki Kim (Daegu University)

           Bishnu Prasad Das (Indian Institute of Technology)

92 (L) Daniele Jahier Pagliari, Enrico Macii and Massimo Poncino. Approximate Differential Encoding for Energy-Efficient Serial Communication

95 (L) Yukai Chen, Sara Vinco, Enrico Macii and Massimo Poncino. Fast Thermal Simulation using SystemC/AMS

157 (S) Cosimo Aprile, Luca Baldassarre, Vipul Gupta, Juhwan Yoo, Mahsa Shoaran, Yusuf Leblebici and Volkan Cevher. Learning-Based Near-Optimal Area-Power Trade-offs in Hardware Design for Neural Signal Acquisition

183 (S) Divya Pathak, Mohammad H. Hajkazemi, Mohammad K.  Tavana, Houman Homayoun and Ioannis Savidis. Load Balanced On-Chip Power Delivery for Average Current Demand

2:45 -- 3:00

Closing Remarks


 

This site is maintained by:
GLSVLSI 2016 Webmaster
Theo Theocharides (ttheocharides@ucy.ac.cy), University of Cyprus.